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Abstract
This paper reports on recent accomplishments and ongoing work of the ATLAS Planar Pixel Sensors R&D project. Special attention
is given in particular to new testbeam results obtained with highly irradiated sensors, developments in the field of slim and active
edges and first steps towards prototypes of future pixel modules.
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1. Introduction1
To extend the physics reach of the LHC, accelerator upgrades2
are planned which will increase the integrated luminosity to be-3
yond 3000 fb−1 and the pile-up per bunch-crossing by a factor 54
to 10. To cope with the increased occupancy and radiation dam-5
age, the ATLAS experiment plans to introduce an all-silicon in-6
ner tracker with the HL-LHC upgrade. To investigate the suit-7
ability of pixel sensors using the proven planar technology for8
the upgraded tracker, the ATLAS Upgrade Planar Pixel Sensor9
R&D Project (PPS) was established comprising 19 institutes10
and more than 80 scientists. Main areas of research are the11
performance assessment of planar pixel sensors with different12
designs and substrate thicknesses up to the HL-LHC fluence,13
the achievement of slim or active edges to provide low geomet-14
ric inefficiencies without the need for shingling of modules and15
the exploration of possibilities for cost reduction to enable the16
instrumentation of large areas. This paper gives an overview of17
recent accomplishments and ongoing work of the R&D project.18
2. The planar pixels sensor technology19
Planar pixel sensors are widely used since many years in the20
tracking detectors of many high-energy experiments. This is21
now a mature and sound technology, allowing to reach a very22
high production yield at a limited cost. The experience achieved23
in the construction and in the many years of operations of de-24
tectors equipped with planar pixel sensors represent a guarantee25
for future trackers. At the same time, a few axes of develop-26
ment can be followed to achieve further improvements. Ra-27
diation hardness has been increased, currently allowing good28
operation conditions even after a fluence of a few 1015neq/cm229
which is what is expected for the non-innermost pixel layers30
during the Phase-II of the LHC upgrade. Special processes are31
under study to allow an increased geometrical efficiency by re-32
ducing the size of the dead region at the edge of the sensors.33
This is critical in the assembly of the staves, where the mod-34
ules are tiled, or for layers in which there is not enough room to35
stagger the staves in the r − φ plane to allow an overlap of the36
corresponding active regions. A few options, as larger wafers,37
multi-sensor modules or processes as the n-in-p, are also being38
developed to further reduce the cost of the productions.39
3. Development of active-edge sensors40
The need to reduce as much as possible the size of the dead41
region at the border of the sensors has driven the planar pixel42
community to use intensely the device simulation tools avail-43
able and optimise the sensor layout. Good results have been44
achieved by reducing the guard ring region, which represents a45
low-efficiency portion of the sensor due to the lower electrical46
field and the distance from the first row of pixels. Already for47
the design of the ATLAS Insertable B-Layer sensors, prelim-48
inary simulations (see for instance [1]) had indicated that the49
number of guard rings could be reduced and the n-in-n nature50
of the sensors, in which pixels and guard rings are on oppo-51
site faces, could allow to push the first row of pixels inside the52
guard-ring area. Beam-test analysis showed that some charge53
collection efficiency was still possible for particles crossing the54
detector in this region (Fig. 1), thus allowing an improvement55
of the geometrical acceptance. The solution has been indeed56
adopted for the ATLAS IBL sensors.57
More recently, further optimisation in the number of the58
guard-rings has been achieved in both n-in-n and n-in-p produc-59
tions, allowing to reduce the size of the inefficient region down60
to a typical scale of 300 − 400µm (see for example [2]). In ad-61
dition, an alternative approach based on the use of DRIE (Deep62
Reactive Ion Etching) and SCP (Scribe, Cleave, Passivate) tech-63
niques has allowed the construction of active-edge devices. In64
the first case the method consists in producing sensors with an65
edge doping of the same type with respect to the back-side. The66
net result is to have the cut-line inside an equipotential region,67
where the absence of electrical field prevents the generation of68
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Figure 1: Beam-test analysis of special sensors developed to study the layout
optimisation for the ATLAS IBL. Each horizontal rectangle represents a block
of pixels and each block is pushed at different positions below the guard rings,
which are implanted on the opposite face.
edge surface current. Different processes allow this result. A69
production of n-in-p devices at VTT [3, 4] uses DRIE to ex-70
cavate a deep and large trench in order to expose the side. A71
lateral implantation is then started so that the doping of the ver-72
tical region becomes similar to that of the backside (see Fig.73
2).74
Figure 2: Sketch of the VTT process to achieve active-edge sensors
Using this technique, 100 µm and 200 µm-thick n-in-p sen-75
sors are produced in collaboration with MPP Munich, with a76
distance of the first pixel from the edge of the order of 50 and77
125µm. Beam test results indicate that the collected charge dis-78
tribution is identical for the pixels of the first row and the others,79
thus showing that the concept works (see Fig. 3).80
The beam-test analysis indicates that a hit efficiency of81
84+9−14% is achieved in the last 50 µm of the sensor edge, be-82
yond the last pixel implant.83
A similar method is used in the FBK (Fondazione Bruno84
Kessler) [5] process. In this case, the deep trench is again exca-85
vated by DRIE, but the lateral doping is obtained by diffusion86
instead of implantation. The doped trench is finally filled with87
poly-silicon [6, 7]. The uniformity of the poly-silicon filling is88
a critical phase of the process. Residuals of air in the 200 µm-89
deep and 4.5 µm-wide trench (Fig. 4) could severely damage90
the device during the high-temperature phases of the process.91
Using this technique, 200 µm thick n-in-p sensors are pro-92
duced by FBK in collaboration with LPNHE Paris. ATLAS93
FE-I3 and FE-I4 designs [8] are used, with different guard-ring94
numbers and edge distance configurations. The distance of the95
Figure 3: Beam test analysis of collected charge for VTT active-edge sensors.
The inclusive distribution and the one for the pixels of the first row are very
similar.
Figure 4: Detail of a deep trench produced by DRIE on a test bulk at FBK
first row of pixels from the cut-line is typically of the order of96
100 − 200 µm (Fig. 5).97
Baby-detectors with a reduced number of pixels but the same98
guard-ring and edge configuration as the main structures are99
also produced on the same wafers for test purpose. Measure-100
ments show a breakdown voltage exceeding the 100V (even101
200V for sensors with more than 1 guard ring), in excellent102
agreement with simulations (see Fig. 6).103
Simulations indicate that even at a dose of 1015neq/cm2 the104
charge collection efficiency of the pixels of the first row is still105
significant with respect to the pixels of the central region, pro-106
vided that a bias voltage exceeding 2-300V is applied (see Fig.107
7).108
The sensors are presently being bump-bonded to ATLAS FE-109
I4 chips to be analysed at beam-tests.110
A different approach to the problem of edge current has been111
tested by SCIPP (UCSC) [9] in collaboration with U.S. Naval112
Research Lab (NRL) [10]. A Scribe-Cleave-Passivate (SCP)113
technique has been used to block the edge current in the sensors114
[11, 12]. In this approach the detector is scribed along the edge115
by laser or XeF2 etching and cleaved. Once the edge is exposed,116
the sensor undergoes a passivation phase via plasma-enhanced117
CVD or alumina deposition (see Fig. 8).118
The fixed interface charge determined by the passivation pro-119
2
Figure 5: Detail of the edge region of a 2-guard-ring FE-I4 geometry pixel
sensor.
Figure 6: Typical IV behaviour of IV curves for baby detectors with 1, 2, 3,
and 5 guard rings. The curves are in very good qualitative agreement with
simulations.
cess allows to control the potential across the sidewall, minimis-120
ing the edge current (see Fig. 9) [13].121
Further investigations are under way to determine the be-122
haviour of the sensors treated with SCP after radiation damage.123
4. Reducing the costs124
One of the key activities in the recent development of planar125
pixel sensors has been the attempt to reduce the cost of pro-126
ductions. This is critical whenever the use of planar pixels is127
targeted for middle- and large-surface detectors, as is the case128
for the external layers of a tracker. Several axes of research129
have been developed.130
Figure 7: Expected charge collection efficiency after a 1015neq/cm2 dose as a
function of bias voltage for central and edge pixels (simulation) .
Figure 8: Photo of the sensor sidewall after cleaving and passivation phase.
Figure 9: Leakage current behaviour for sensors scribed with a laser (more
damaging) at a distance of 100µm from the guard ring and with XeF2 PECVD
(less damaging) at a distance of 60µm. In the second case, in spite of the re-
duced distance, the current is lower due to the better quality of the scribing
4.1. Cheaper interconnections131
Significant R&D has been devoted to reduce the price of132
sensor-FEE interconnections per unit area, by replacing the133
standard bump-bonding by cheaper technologies. In the frame-134
work of the ATLAS PPS project, MPP Munich in collaboration135
with Fraunhofer EMFT [14] has investigated the possible use of136
Solid-Liquid Inter-Diffusion (SLID) process [4]. The smaller137
number of process steps with respect to bump-bonding could138
3
translate in reduced cost. In addition, the limitations on the139
geometrical pitch are less severe in this technology. Wafer to140
wafer as well as chip to wafer connections are feasible. SLID-141
based modules are expected to be delivered by the end of 2013142
and they will be characterised with beam-tests.143
Alternative low-cost bonding technologies as the IBM C4NP144
[15] are also being evaluated by the ATLAS PPS Collaboration.145
4.2. Multi-chip modules146
An effective solution to achieve lower-cost productions is the147
development of larger sensors, which is made possible by the148
use of larger wafers by foundries, and the assembly of multi-149
chip modules. Many sensor providers recently moved their pro-150
ductions to 6-inch and even 8-inch wafers. This allows the opti-151
misation of the wafer layout and the presence of more large-area152
sensors on the same wafer, features which translate globally153
into a significant cost-reduction. On the other hand, the larger154
size of the sensors allows the assembly of multi-chip modules,155
with a consequent reduction of the number of handling oper-156
ations per unit of area and a significant cost reduction. These157
larger sensors can fit well the specifications for outer layers and158
the side end-cap regions. In the framework of the ATLAS PPS159
Collaboration, recent productions of large ”quad” sensors on 6-160
inch wafers have been done at CiS [16], HPK (see Fig. 10) [17]161
and Micron (see Fig. 11) [18]. Some of the multi-chip mod-
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  2-­‐chip	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FE-­‐I4	  1-­‐chip	  pixels	
FE-­‐I3	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FE-­‐I3	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  pixels	
Figure 10: Layout of a recent 6-inch production by Hamamatsu Photonics KK,
in collaboration with the ATLAS Japan Silicon group. The large 2x2 FE-I4-
design sensors are visible in the central part of the wafer, together with FE-I4-
design and FE-I3-design single sensors.
162
ules have already been measured at beam-tests and the analysis163
of the results is underway.164
5. Design improvements165
In addition to the cost reduction, an important line of re-166
search consists in the further optimisation of the sensor design167
to achieve the best possible performance even after heavy irra-168
diation and years of operation in a high-energy physics experi-169
ment. One of the critical issues with the punch-through struc-170
ture of the biasing system is a certain loss of efficiency in the171
dot region after irradiation. An effort has been made to provide172
different biasing schemes in order to avoid such a problem. The173
Figure 11: Detail of a large 2x2 sensor produced by Micron in collaboration
with the ATLAS Liverpool and Glasgow groups. The sensors is already bump-
bonded and mounted on the periphery card to be read-out and installed in the
beam-test.
design of bias paths with poly-silicon structures has been stud-174
ied by the ATLAS Japan Silicon group, which has proposed a175
number of solutions over the years. The position of the poly-176
silicon line inside the pixel is of great importance since it can177
affect the charge collection efficiency. A new design has been178
recently proposed in which the line runs along the inner part of179
the pixel edge, which seems to optimise the hit efficiency, even180
after radiation damage. In addition a new proposal of biasing181
scheme for 25x500µm pixels has been proposed. In this design182
the bias lines are staggered on alternating pixels (see Fig. 12).183
Figure 12: Detail of the poly-silicon biasing scheme for a sensor with
25x500µm pixels designed by the ATLAS Japan Silicon group and produced
by Hamamatsu Photonics KK. The biasing lines are staggered on neighboring
pixels.
A different technique has been proposed by the ATLAS184
group of Dortmund, which studied a distribution scheme ob-185
tained by bias rails, narrow metal strips running over the oxide186
layer and providing the electrical network to the pixels. Also187
in this case the geometrical configuration can influence the hit188
efficiency and several different concepts have been tested (see189
Fig. 13).190
4
Figure 13: Detail of the metal biasing scheme for a sensor with 50x250µm
pixels designed by the ATLAS Dortmund group and produced by CiS. Different
geometry designs have been tested to optimise the sensor performance.
6. Bulk materials191
Special mention needs to be done for a recent study by the192
ATLAS Dortmund group, which is trying to improve the radia-193
tion hardness of n-in-n sensors by the use of a MCz bulk. The194
intermediate layers of the upgraded ATLAS tracker will be ex-195
posed to a mix of ionising and non-ionising radiation. MCz ma-196
terial is expected to have a better performance with respect to197
standard DOFZ bulk under these conditions [19]. For this rea-198
son, MCz FE-I4-design prototype sensors have been produced199
and irradiated with protons at the CERN PS up to three differ-200
ent fluences (0.8, 1.6 and 3.0 1015neq/cm2. After this first phase201
they have been tested with a 90Sr source and at a beam-test at202
CERN, showing a good residual charge collection efficiency, at203
least for the first two irradiation samples.204
They are presently undergoing the second phase of irradia-205
tion, the one involving neutrons, at the Ljubljana reactor. The206
plan is to test them again in one of the next PPS beam-test.207
7. Conclusions208
Planar pixel sensors represent a sound and well-established209
technology for the tracking detectors of high-energy physics210
experiments. Many activities are developed in parallel in the211
framework of the ATLAS PPS Collaboration to improve the212
sensors performance, even after the heavy irradiations expected213
in the Phase-II of LHC, and to reduce the costs of productions.214
New developments in techniques of fabrication of active-edge215
sensors have been presented. Progress in interconnection tech-216
nology allows to reduce the cost of module productions, as well217
as the use of larger sensors and multi-chip modules. New solu-218
tions for the biasing schemes have been presented.219
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